Design and Analysis of RCA and CLA using CMOS, GDI, TG and ECRL Technology
( Vol-4,Issue-11,November 2017 )

Kuldeep Singh Shekhawat, Gajendra Sujediya


Adders, CMOS, GDI, TG, ECRL.


VLSI technology has developed over the years thereby enhancing the performance of chips in terms of three basic constraints viz. delay, power and area. In today’s scenario compact and small digital devices are critical concern in the field of VLSI design, which should perform fast as well as low power consumption. Optimizing the delay, area and power of an adder is a major design issues, as area and speed are usually conflicting constraints. Adders can be designed with conventional CMOS technology but for compact and low power consumption we can design circuit using adiabatic logic and with other technology GDI,ECRL, transmission Gate.

ijaers doi crossref DOI:


Paper Statistics:
  • Total View : 23
  • Downloads : 12
  • Page No: 126-129
Cite this Article:
Show All (MLA | APA | Chicago | Harvard | IEEE | Bibtex)

[1] Baljinder Kaur and Narinder Sharma, “Design of Full Adder in 180nm Technology using TG and Adiabatic Logic”, International Journal of Computer Techniques, vol. 3, Issue 2, pp. 164-170, Mar-Apr 2016.
[2] Kunjan D. Shinde, Jayashree C. Nidagundi, “Design of fast and efficient 1-bit full adder and its performance analysis”, 2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), pp. 1275-1279, 2014.
[3] S.Soundarya, Ms.S.Anusooya, “Design and analysis of Low power Carry Look-ahead adder using subthreshold Adiabatic logic”, International Journal of Emerging Trends in Science and Technology, vol. 3, Issue 6, pp. 891-895, June 2016.
[4] Y. Sunil Gavaskar Reddy, V.V.G.S.Rajendra Prasad, “Comparison of CMOS and Adiabatic Full Adder Circuits”, International Journal of Scientific & Engineering Research, vol. 2, Issue 9, September 2011.
[5] A. Morgenshtein, A. Fish, I.A. Wagner, “Gate-diffusion input (GDI) - a technique for low power design of digital circuits: analysis and characterization”, IEEE International Symposium on Circuits and Systems, vol. 1, pp. I-477 – I-480, May 2016.