

Performance & Analysis of Voltage Controlled DSTATCOM Using External Inductor

N. Thirupathaiah¹, Asst Prof, Department of EEE, SVCE, Tirupati

S. Lakshmi Manasa², M.Tech (PS), Department of EEE, SVCE, Tirupati

Dr. Shaik Rafi Kiran., M.Tech., Ph.D., Prof & HOD, Department of EEE, SVCE, Tirupati

ABSTRACT—*This project proposes the Design of External Inductor for Improving Performance of DSTATCOM for better Voltage-regulation. A DSTATCOM is used for load voltage regulation and its performance mostly is contingent upon the feeder impedance and its nature (resistive, inductive, stiff, non stiff). On the other hand, a study for investigating voltage regulation performance of DSTATCOM depending upon network parameters is not well defined. This paper aims to provide a comprehensive study of design, operation, and flexible control of a DSTATCOM operating in voltage control mode. A detailed analysis of the voltage regulation capability of DSTATCOM under various feeder impedances is presented. Then, a benchmark design procedure to compute the value of external inductor is presented. A dynamic reference load voltage generation scheme is also developed, which allows DSTATCOM to compensate load reactive power during normal operation, in addition to providing voltage support during disturbances. Simulation and experimental results validate the effective-ness of the proposed scheme.*

Index Terms—*Distribution static compensator (DSTATCOM), power factor, power quality (PQ), voltage control, fuzzy logic controller.*

I. INTRODUCTION

Large electric drives and utility applications require advanced power electronics converter to meet the high power demands. The evolution of power electronic devices, nonlinear loads, and unbalanced loads has degraded the power quality in the power distribution network. The distribution static compensator is a shunt active filter, which injects currents into the point of common coupling (PCC) (the common point where load, source, and DSTATCOM are connected) such that the harmonic filtering, power factor correction, and load balancing can be achieved. In practice, the presence of feeder impedance and nonlinear loads distorts the terminal voltage (PCC) and source currents. The load

compensation using state feedback control of DSTATCOM with shunt filter capacitor gives better results. The switching frequency components in the terminal voltages and source currents are eliminated by using state feedback control of shunt filter capacitor. In this situation, DSTATCOM should operate in CCM. However, due to grid faults, source voltage (stiff or non-stiff) can change at any time and then VCM operation is required. DSTATCOM regulates the load voltage by indirectly regulating the voltage across the feeder impedance. When a load is connected to nearly a stiff source, feeder impedance will be negligible. Faults in a widespread power system as well as switching of sizably voluminous loads engender voltage perturbances such as sag and swell in a distribution system [1]. These power quality (PQ) quandaries significantly degrade the performance of sensitive loads like process-control industry, electronics equipment, adjustable drives, etc.

Power quality is one of the most consequential aspects concerned by utility and residential customer, especially when it becomes a very sensitive issue for industrial consumer [1]. Power quality betokens the

faculty to receive pristine electrical voltage sinusoidal waveform at distribution point [1]. It is conspicuous that everyone will aim to gain the excellent quality in every situation no matter in which aspect, and power quality should not be omitted. Power quality quandaries are not incipient issues in a electrical power system and every electrical utilizer might want to minimize their effect on electrical equipment so that the highest possible power quality could be obtained by all of the users [2].

The transmutations of the voltage supplied even for very short period of time, which were not authentically mostly taken attention by public, is now very sumptuous due to their cause of infelicitous operation and shut down situation in manufacturing plants. For the purport of getting the highest

efficiency in engenderment besides for sustaining of the most plausible operating cost, electrical customers were now agog for the high power quality. For instance, perturbances like voltage sag, which was introduced by the higher fault on the network, will influenced more number of customer victims [1]. Ergo, an opportune study and tenaciousness about the puissance quality perturbances should be conducted solemnly as well as the extenuation manners not only to consummate customers demand, but withal increase the reputation and quality of electrical power in our country.

In order to further understand the sophisticated power quality quandaries, the recordings of all perturbances are now done by installing the on-line power quality monitoring system. Besides that, sundry professional surveys had conducted in date [1]. Hence, it is conspicuously that power quality perturbances are now became the very crucial topic for us to understand and study more. It signifies that the detection and mitigation of voltage sag in electrical power system are withal very paramount to achieve amelioration in power system so that their benefits could be experienced by people in whole country.

From decades to decades, power electronics have been introduced and developed further due to its economical and power preserving advantages. Flexible AC Transmission System (FACTS) are widely used to solve power quality perturbances and Distribution Static Compensator (DSTATCOM) is one of the members of FACTS contrivances family which is efficacious and flexible. Its function is akin to the utilization of synchronous transformer. In other words, DSTATCOM is an expeditious-respond reactive power source compensator, which can opportunely solve varies power perturbances with congruous controller designed, such as voltage sag, voltage swell, flicker, harmonic, and transient. It contains an injection transformer, a voltage source converter (VSC) and a PWM controller with concrete control scheme in order to perform its main function efficient and efficaciously. In this thesis, the function of DSTATCOM in voltage mitigation was mainly be discussed and it is one of the most paramount function of D-STATCOM contrivances.

Conventionally, static var compensator (SVC) is utilized to regulate load voltage, compensate reactive current, and amend transient stability. However, the SVC causes quandaries like harmonic current injection in the system, harmonic amplification, and possible resonance with the source impedance [2]. Distribution static compensator (DSTATCOM) has been proposed to surmount the

inhibitions of SVC [3]–[9]. A DSTATCOM is one of the most efficacious solutions to regulate the load voltage. It provides load voltage regulation by supplying fundamental reactive current into source [5], [10]–[15].

However, most of the conventional DSTATCOMs utilized for voltage regulation consider highly inductive and/or significantly astronomically immense feeder impedance [11], [13]. This is conventionally erroneous in a distribution system where feeder impedance used to be resistive in nature [16], [17]. In this scenario, the DSTATCOM will have diminutive voltage regulation capability. Another consequential is-sue is the generation of reference load voltage. In conventional DSTATCOM application for voltage regulation, reference load voltage is set at 1.0 per unit (p.u.) [13]. At this load voltage, voltage-source inverter (VSI) always exchanges reactive power with the source with leading power factor. This causes continuous power losses in the feeder and VSI. Additionally, a conventional DSTATCOM requires high-current rating VSI to provide voltage support [11]. This high-current requisite increases the potency rating of the VSI and engenders more losses in the switches as well as in the feeder.

The voltage regulation performance of DSTATCOM mainly depends upon the feeder impedance and its nature (resistive, inductive, stiff, nonstiff). For voltage control mode (VCM) operation of DSTATCOM and/or grid-connected inverters, the conception of inserting an external inductor in line has been reported [18], [19]. However, in these schemes, only the concept has been introduced leaving ample scope for further investigation and insight into the design details.

The focus of this paper is to provide a detailed design procedure for culling the external inductor which satiates several practical constraints, sanction DSTATCOM to regulate load voltage in stiff as well as resistive feeder, reduce the current requisite for mitigation of sag, and reduce the system losses. With coordinated control of the load fundamental current, terminal voltage, and voltage across the external inductor, a dynamic reference load voltage generation scheme is presented. This scheme ascertains unity power factor (UPF) operation during mundane operation and maintains load voltage constant during voltage perturbances. Detailed simulation and experimental results are included to verify the DSTATCOM performance.

II. DSTATCOM IN THE POWER DISTRIBUTION SYSTEM

Fig. 1 shows the power circuit diagram of the DSTATCOM topology connected in the distribution system. L_s and R_s are source inductance and resistance, respectively. An external inductance L_{ext} is included in series between load and source points. This inductor helps DSTATCOM to achieve load voltage regulation capability even in worst grid conditions, i.e., resistive or stiff grid. From IEEE-519 standard, point of commoncoupling (PCC) should be the point which is accessible to both the utility and the customer for direct measurement [20]. Therefore, the PCC is the point where L_{ext} is connected to the source. The DSTATCOM is connected at the point where load and L_{ext} are connected. The DSTATCOM uses a three-phase four-wire VSI. A passive LC filter is connected in each phase to filter out high-frequency switching components. Voltages across dc capacitors, V_{dc1} and V_{dc2} , are maintained at a reference value of V_{dcref} .




Fig. 1. Three-phase equivalent circuit of DSTATCOM topology in the distribution system.




Fig. 2. Equivalent source-load model without considering external inductor.

III. EFFECT OF FEEDER IMPEDANCE ON VOLTAGE REGULATION

To demonstrate the effect of feeder impedance on voltage regulation performance, an equivalent source-load model without considering external inductor is shown in Fig. 2. The current in the circuit is given as

$$I_s = \frac{V_s - V_l}{Z_s} \tag{1}$$

where $V_s = V_s \angle \delta$, $V_l = V_l \angle 0$, $I_s = I_s \angle \phi$, and $Z_s = Z_s \angle \theta_s$, with V_s , V_l , I_s , Z_s , δ , ϕ , and θ_s are rms source voltage, rms load voltage, rms source current, feeder impedance, load angle, power factor angle, and feeder impedance angle, respectively. The three-phase average load power (P_l) is expressed as

$$P_l = \text{Real} [3 V_l I_s^*] \tag{2}$$

Substituting V_l and I_s into (2), the load active power is

$$P_l = \frac{3 V_l^2}{Z_s} \left[\frac{V_s}{V_l} \cos(\theta_s - \delta) - \cos \theta_s \right] \tag{3}$$

Rearranging (3), expression for δ is computed as follows:

$$\delta = \theta_s - \cos^{-1} \left[\frac{V_l}{V_s} \left(\cos \theta_s + \frac{P_l Z_s}{3 V_l^2} \right) \right] \tag{4}$$

For power transfer from source to load with stable operation in an inductive feeder, δ must be positive and less than 90° . Also, all the terms of the second part of (4), i.e., inside \cos^{-1} , are amplitude and will always be positive. Therefore, the value of the second part will be between “0” and “ $\pi/2$ ” for the entire operation of the load. Consequently, the load angle will lie between θ_s and $(\theta_s - \pi/2)$ under any load operation, and therefore, maximum possible load angle is θ_s . The vector expression for source voltage is given as follows:

$$V_s = V_l + I_s Z_s \angle (\theta_s + \phi) \tag{5}$$

A DSTATCOM regulates the load voltage by injecting fundamental reactive current. To demonstrate the DSTATCOM voltage regulation capability at different supply voltages for different R_s/X_s , vector diagrams using (5) are drawn in Fig. 3. To draw these diagrams, load voltage V_l is taken as reference phasor having the nominal value $OA(1.0 \text{ p.u.})$. With aim of making $V_l = V_s = 1.0 \text{ p.u.}$, locus of V_s will be a semicircle of radius V_l . Since the maximum possible load angle is 90° in an inductive feeder, phasor V_s can be anywhere inside curve $OACBO$. It can be seen that the value of $\theta_s + \phi$ must be greater than 90° for zero voltage regulation. Additionally, it is possible only when power factor is leading at the load terminal as θ_s cannot be more than 90° .




Fig. 3. Voltage regulation performance curve of DSTATCOM at different R_s/X_s . (a) For $R_s/X_s = 1$. (b) For $R_s/X_s = \sqrt{3}$. (c) For $R_s/X_s = 3.73$

Fig. 3(a) shows the limiting case when $R_s/X_s = 1$, i.e., $\theta_s = 45^\circ$. From (4), the maximum possible load angle is 45° . The maximum value of angle, $\theta_s + \phi$, can be 135° when ϕ is 90° . Hence, the limiting source current phasor OE , which is denoted by $I_{s\text{limit}}$, will lead the load voltage by 90° . Lines OC and AB show the limiting vectors of V_s and $I_s Z_s$, respectively, with D as the intersection point. Hence, area under $ACDA$ shows the operating region of DSTATCOM for voltage regulation. The point D has a limiting value of $V_{s\text{limit}} = I_s Z_s = 0.706$ p.u. Therefore, maximum possible voltage regulation is 29.4%. However, it is impossible to achieve these two limits simultaneously as δ and ϕ cannot be maximum at the same time. Again if Z_s is low, the source current, which will be almost inductive, will be enough to be realized by the DSTATCOM.

Fig. 3(b) considers case when $R_s/X_s = \sqrt{3}$, i.e., $\theta_s = 30^\circ$. The area under $ACDA$ shrinks, which shows that with the increase in R_s/X_s from the limiting value, the voltage regulation capability decreases. In this case, the limiting values of V_s limit and $I_s Z_s$ are found to be 0.866 and 0.5 p.u., respectively. Here, maximum possible voltage regulation is 13.4%. However, due to high-current requirement, a practical DSTATCOM can provide very small voltage regulation.

Voltage regulation performance curves for more resistive grid, i.e., $\theta_s = 15^\circ$, as shown in Fig. 3(c), can be drawn similarly. Here, area under $ACDA$ is negligible. For this case, hardly any voltage regulation is possible. Therefore, more the feeder is resistive in nature, lesser will be the voltage regulation capability. Therefore, it is inferred that the voltage regulation capability of DSTATCOM in a distribution system mainly depends upon the feeder impedance. Due to resistive nature of feeder in a distribution system, DSTATCOM voltage regulation capability is limited. Moreover, very high current is required to mitigate small voltage disturbances, which results in higher rating of insulated-gate bipolar

transistor switches as well as increased losses. One more point worth to be noted is that, in the resistive feeder, there will be some voltage drop in the line at nominal source voltage which the DSTATCOM may not be able compensate to maintain load voltage at 1.0 p.u. even with an ideal VSI.

IV. SELECTION OF EXTERNAL INDUCTOR FOR VOLTAGE REGULATION IMPROVEMENT AND RATING REDUCTION

This section presents a generalized procedure to select external inductor for improvement in DSTATCOM voltage regulation capability while reducing the current rating of VSI. Fig. 4 shows single-phase equivalent DSTATCOM circuit diagram in distribution system. With balanced voltages, source current will be

$$I_s = \frac{V_s \angle \delta - V_l \angle 0}{(R_s + R_{\text{ext}}) + j(X_s + X_{\text{ext}})} = \frac{V_s \angle \delta - V_l \angle 0}{R_{\text{sef}} + jX_{\text{sef}}} \quad (6)$$

where $R_{\text{sef}} = R_s + R_{\text{ext}}$ and $X_{\text{sef}} = X_s + X_{\text{ext}}$ are effective feeder resistance and reactance, respectively. R_{ext} is equivalent series resistance (ESR) of external inductor, and will be small. With $\theta_{\text{sef}} = \tan^{-1} X_{\text{sef}}/R_{\text{sef}}$ and $Z_{\text{sef}} = \sqrt{R_{\text{sef}}^2 + X_{\text{sef}}^2}$ as effective impedance angle and effective feeder impedance, respectively, the imaginary component of I_s is given as

$$I_s^{\text{im}} = \frac{V_l \sin \theta_{\text{sef}} + V_s \sin(\delta - \theta_{\text{sef}})}{Z_{\text{sef}}} \quad (7)$$

With the addition of external impedance, the effective feeder impedance becomes predominantly inductive. Hence, $Z_{\text{sef}} \approx X_{\text{sef}}$. Therefore, approximated I_s^{im} will be

$$I_s^{\text{im}} = \frac{V_l \sin \theta_{\text{sef}} + V_s \sin(\delta - \theta_{\text{sef}})}{X_{\text{sef}}} \quad (8)$$

DSTATCOM Power rating (S_{vsi}) is given as follows [21]:

$$S_{\text{vsi}} = \sqrt{3} \frac{V_{\text{dc}}}{\sqrt{2}} I_{\text{vsi}} \quad (9)$$

Where I_{vsi} is the rms phase current rating of the VSI and V_{dc} is the voltage maintained at the dc capacitors. The DSTATCOM aims to inject harmonic and reactive current component of load currents. Suppose I_l^{im} is the maximum rms reactive and harmonic current rating of the load; then, the value of compensator current used for voltage regulation (same as I_s^{im}) is obtained by subtracting I_l^{im} from I_{vsi} and given as follows:

$$I = I_{\text{vsi}} - I_l^{\text{im}} = \frac{\sqrt{2} S_{\text{vsi}}}{\sqrt{3} V_{\text{dc}}} - I_l^{\text{im}} \quad (10)$$

Comparing (8) and (10) while using the value of δ from (4), the following expression is obtained:

$$X_{\text{sef}} = \frac{V_t \sin \theta_{\text{sef}} - V_s \sin \left[\cos^{-1} \left[\frac{V_t}{V_s} \left(\cos \theta_{\text{sef}} + \frac{P_s X_{\text{sef}}}{3 V_s^2} \right) \right] \right]}{\frac{\sqrt{2} S_{\text{max}}}{\sqrt{3} V_{\text{dc}}} - I_t^{\text{im}}} \quad (11)$$

The above expression is used to compute the value of external inductor. A design example of external inductor, used for this study, is given in the next section.

V. DESIGN EXAMPLE OF EXTERNAL INDUCTOR

Here, it is assumed that the considered DSTATCOM protects load from a voltage sag of 60%. Hence, source voltage $V_s=0.6$ p.u. is considered as worst case voltage disturbances. During voltage disturbances, the loads should remain operational while improving the DSTATCOM capability to mitigate the sag. Therefore, the load voltage during voltage sag is maintained at 0.9 p.u., which is sufficient for satisfactory operation of the load. In the present case, maximum required value of I_t^{im} is 10 A. With the system parameters given in Table I, the effective reactance after solving (11) is found to be 2.2Ω ($L_{\text{sef}} = 7$ mH). Hence, value of external inductance, L_{ext} , will be 6.7 mH.

This external inductor is selected while satisfying the constraints such as maximum load power demand, rating of DSTATCOM, and amount of sag to be mitigated. In this design example, for base voltage and base power rating of 400 V and 10 kVA, respectively, the value of external inductance is 0.13 p.u. Moreover, with a total inductance of 7 mH (external and actual grid inductance), the total impedance will be 0.137 p.u. The short-circuit capacity of the line will be $1/0.13 = 7.7$ p.u., which is sufficient for the satisfactory operation of the system. Additionally, a designer always has flexibility to find suitable value of L_{ext} if the constraints are modified or circuit conditions are changed. Moreover, the conventional DSTATCOM operated for achieving voltage regulation uses large feeder inductances [11], [13].

TABLE I
SIMULATION PARAMETERS

System quantities	Values
Source voltage	230 V rms L-N (1.0 p.u.), 50 Hz
Feeder impedance	$R_s = 0.3 \Omega, L_s = 0.3$ mH, $R_s / X_s = 3.185$
External impedance	$L_{\text{ext}} = 6.7$ mH, $R_{\text{ext}} = 0.07 \Omega$
Linear load	$Z_{1a} = 30 + j62.8 \Omega, Z_{1b} = 40 + j78.5 \Omega,$ $Z_{1c} = 50 + j50.24 \Omega$
Nonlinear load	Three-phase rectifier supplying RL load of 50 Ω and 200 mH
VSI parameters	$V_{\text{dc}} = 520$ V, $C_{\text{dc}} = 2600 \mu\text{F}, L_f = 5$ mH, $C_f = 20 \mu\text{F}, S_{\text{vsi}} = 30$ kVA
PI gains	$K_{p\delta} = 8.5 e^{-7}, K_{i\delta} = 1.8 e^{-6}$

With the external inductance while neglecting its ESR, R_s / X_{sef} will be 0.13, i.e., $\theta_{\text{sef}} = 83^\circ$. Voltage regulation performance curves of the DSTATCOM in this case are shown in Fig. 5, of the stable operating range OABO. Hence, introduction of external inductor greatly improves the DSTATCOM voltage regulation capability. Additionally, due to increased effective feeder impedance, the current requirement for sag mitigation also reduces. Moreover, if ESR of the external inductor is included, then the equivalent feeder impedance angle changes slightly (i.e., from 83° to 80.45°) and has negligible effect on the expression obtained in (11) as well as the voltage regulation capability of the DSTATCOM.




Fig. 5. Voltage regulation performance of DSTATCOM with external inductance.

VI. FUZZY LOGIC CONTROL

L. A. Zadeh presented the first paper on fuzzy set theory in 1965. Since then, a new language was developed to describe the fuzzy properties of reality, which are very difficult and sometime even impossible to be described using conventional methods. Fuzzy set theory has been widely used in the control area with some application to power system [5]. A simple fuzzy logic control is built up by a group of rules based on the human knowledge of system behavior. Matlab/Simulink simulation model is built to study the dynamic behavior of converter. Furthermore, design of fuzzy logic controller can provide desirable both small signal and large signal dynamic performance at same time, which is not

possible with linear control technique. Thus, fuzzy logic controller has been potential ability to improve the robustness of compensator. The basic scheme of a fuzzy logic controller is shown in Fig.3 and consists of four principal components such as: a fuzzy fication interface, which converts input data into suitable linguistic values; a knowledge base, which consists of a data base with the necessary linguistic definitions and the control rule set; a decision-making logic which, simulating a human decision process, infer the fuzzy control action from the knowledge of the control rules and linguistic variable definitions; a de-fuzzification interface which yields non fuzzy control action from an inferred fuzzy control action [10].

in regulating the dc bus voltage at a reference value. Finally, three-phase reference load voltages are generated. The block diagram of the control strategy is shown in Fig. 6.

TABLE I:

$\Delta e \backslash e$	NL	NM	NS	EZ	PS	PM	PL
NL	NL	NL	NL	NL	NM	NS	EZ
NM	NL	NL	NL	NM	NS	EZ	PS
NS	NL	NL	NM	NS	EZ	PS	PM
EZ	NL	NM	NS	EZ	PS	PM	PL
PS	NM	NS	EZ	PS	PM	PL	PL
PM	NS	EZ	PS	PM	PL	PL	PL
PL	NL	NM	NS	EZ	PS	PM	PL




Fig.3. Block diagram of the Fuzzy Logic Controller (FLC).




Fig.4 Membership functions for Input, Change in input, Output.

Rule Base: the elements of this rule base table are determined based on the theory that in the transient state, large errors need coarse control, which requires coarse in-put/output variables; in the steady state, small errors need fine control, which requires fine input/output variables. Based on this the elements of the rule table are obtained as shown in Table 1, with „V_{dc}“ and V_{dc-ref} as inputs.

This sections presents a flexible control strategy to improve the performance of DSTATCOM in presence of the external inductor *L_{ext}*. First, a dynamic reference load voltage based on the coordinated control of the load fundamental current, PCC voltage, and voltage across the external inductor is computed. Then, a proportional-integral (PI) controller is used to control the load angle, which helps

A. Derivation of Dynamic Reference Voltage Magnitude (V*)

In conventional VCM operation of DSTATCOM, the reference load voltage is maintained at a constant value of 1.0 p.u. [10]–[12]. Source currents cannot be controlled in this reference generation scheme. Therefore, power factor will not be unity and source exchanges reactive power with the system even at nominal supply. To overcome this limitation, a flexible control strategy is developed to generate reference load voltage. This scheme allows DSTATCOM to set different reference voltages during various operating conditions. The scheme is described in the following.

1) Normal Operation: It is defined as the condition when load voltage lies between 0.9 and 1.1 p.u. In this case, the proposed flexible control strategy controls load voltages such that the source currents are balanced sinusoidal and VSI does not exchange any reactive power with the source. Hence, the source supplies only fundamental positive-sequence current component to support the average loads power and VSI losses. Reference source currents (*i_s^{*}_j*, where *j* = *a*, *b*, *c* are three phases), computed using instantaneous symmetrical component theory [22], are given as where the area under AC DA covers the majority

$$i_{sj}^* = \frac{v_{pj1}^+}{\Delta_1^+} (P_l + P_{loss}) \tag{12}$$

where $\Delta_1^+ = \sum_{j=a,b,c} (v^+_{pj1})^2$. The voltages v^+_{pa1} , v^+_{pb1} , and v^+_{pc1} are fundamental positive-sequence components of PCC voltages. Average load power (*P_l*) and VSI losses (*P_{loss}*) are calculated using moving average filter (MAF) as follows:

$$P_l = \frac{1}{T} \int_{t_1-T}^{t_1} (v_{la} i_{la} + v_{lb} i_{lb} + v_{lc} i_{lc}) dt \quad (13)$$




Fig. 6. Block diagram of the proposed flexible control strategy.

$$P_{loss} = \frac{1}{T} \int_{t_1-T}^{t_1} (v_{la} i_{fta} + v_{lb} i_{ftb} + v_{lc} i_{ftc}) dt. \quad (14)$$

The reference source currents must be in phase with the respective fundamental positive-sequence PCC voltages for achieving UPF at the PCC. Instantaneous PCC voltage and reference source current in phase-*a* can be defined as follows:

$$v_{pa1}^+ = \sqrt{2} V_{pa1}^+ \sin(\omega t - \varphi_{pa1}^+), \quad i_{sa}^* = \sqrt{2} I_{sa}^* \sin(\omega t - \varphi_{pa1}^+) \quad (15)$$

where V_{pa1}^+ and φ_{pa1}^+ are rms voltage and angle of fundamental positive-sequence voltage in phase-*a*, respectively. I_{sa}^* is the rms reference source current obtained from (12). With external impedance, the expected load voltage is given as follows:

$$V_{la} = V_{pa1}^+ - I_{sa}^* Z_{ext}. \quad (16)$$

From (15) and (16), the load voltage magnitude will be

$$V_{la} = \sqrt{[(V_{pa1}^+ \cos \varphi_{pa1}^+ - I_{sa}^* Z_{ext} \cos(\theta_{ext} - \varphi_{pa1}^+))^2 + (V_{pa1}^+ \sin \varphi_{pa1}^+ - I_{sa}^* Z_{ext} \sin(\theta_{ext} - \varphi_{pa1}^+))^2]. \quad (17)$$

With UPF at the PCC, the voltage across the external inductor will lead the PCC voltage by 90°. Neglecting ESR of external inductor, it can be observed that the voltage across external inductor improves the load voltage compared to the PCC voltage.

This highlights another advantage of external inductor where it helps in improving the load voltage. As long as V_{la} lies between 0.9 and 1.1 p.u., same voltage is used as reference terminal voltage (V^*l), i.e.,

$$\text{if } V_{la} \in [0.9 - 1.1 \text{ p.u.}], \text{ then } V_l^* = V_{la}. \quad (18)$$

2) Operation During Sag: Voltage sag is considered when value of (18) is less than 0.9 p.u. To keep filter current minimum, the reference voltage is set to 0.9 p.u. Therefore,

$$V_l^* = 0.9 \text{ p.u.} \quad (19)$$

3) Operation During Swell: A voltage swell is considered when any of the PCC phase voltage exceeds 1.1 p.u. In this case, reference load voltage (V^*l) is set to 1.1 p.u., which results in minimum current injection. Therefore,

$$V_l^* = 1.1 \text{ p.u.} \quad (20)$$

B. Computation of Load Angle (δ)

Average real power at the PCC (P_{pcc}) is sum of average load power (P_l) and VSI losses (P_{loss}). The real power P_{pcc} is taken from the source depending upon the angle between source and load voltages, i.e., load angle δ . If DSTATCOM dc bus capacitor voltage is regulated to a reference value, then in steady-state condition, P_{loss} is a constant value and forms a fraction of P_{pcc} . Consequently, δ is also a constant value.

The dc-link voltage is regulated by generating a suitable value of δ . The average voltage across dc capacitors ($V_{dc1} + V_{dc2}$) is compared with a reference voltage and error is passed through a PI controller. Output of PI controller, δ , is given as

$$\delta = K_{p\delta} e_{vdc} + K_{i\delta} \int e_{vdc} dt \quad (21)$$

Where $v_{dc} = 2V_{dcref} - (V_{dc1} + V_{dc2})$ is the voltage error. $K_{p\delta}$ and $K_{i\delta}$ are proportional and integral gains, respectively.

C. Generation of Instantaneous Reference Voltage

Selecting suitable reference load voltage magnitude and computing load angle δ from (21), the three-phase balanced sinusoidal reference load voltages are given as follows:

$$\begin{aligned} v_{refa} &= \sqrt{2} V_l^* \sin(\omega t - \delta) \\ v_{refb} &= \sqrt{2} V_l^* \sin(\omega t - 2\pi/3 - \delta) \\ v_{refc} &= \sqrt{2} V_l^* \sin(\omega t + 2\pi/3 - \delta). \end{aligned} \quad (22)$$

These voltages are realized by the VSI using a predictive voltage controller [23].

VIII. MATLAB/SIMULINK RESULTS

The control scheme is implemented using PSCAD software. Simulation parameters are given in Table I. Terminal voltages and source currents before compensation

are plotted in Fig. 7 . Distorted and unbalanced source currents flowing through the feeder make terminal voltages unbalanced and distorted. Three conditions, namely, nominal operation, operation during sag, and operation during load change are compared between the traditional and proposed method. In the traditional method, the reference voltage is 1.0 p.u. [2], [8]–[11], whereas in the proposed method used to find the reference voltage.

A. Nominal Operation

Initially, the traditional method is considered. Fig. 8(a)–(c) shows the regulated terminal voltages and corresponding source currents in phases. These waveforms are balanced and sinusoidal. However, source currents lead respective terminal voltages which show that the compensator supplies reactive current to the source to overcome feeder drop, in addition to supplying load reactive and harmonic currents. Fig. 9(a)




Fig. 7. Before compensation. (a) Terminal voltages. (b) Source currents.




Fig. 8. Terminal voltages and source currents using the traditional method. (a) Phase- . (b) Phase- . (c) Phase- .




Fig. 9. (a) Voltage at the dc bus.

shows the dc bus voltage regulated at a nominal voltage of 1300 V. Fig. 9 shows the load angle settled around 8.50 . Using the proposed method, terminal voltages and source currents in phases, , and are shown in Fig. 10(a)–(c), respectively. It can be seen that the respective terminal voltages and source currents are in phase with each other, in addition to being balanced and sinusoidal. Therefore, UPF is achieved at the load terminal. For the considered system, waveforms of load reactive power (Q_l), compensator reactive power (Q_c), and reactive power at the PCC (Q_{pcc}) in the traditional and proposed




Fig. 10. Terminal voltages and source currents using the proposed method.

In the traditional method, the compensator needs to overcome voltage drop across the feeder by supplying reactive power into the source. As shown in Fig.11, reactive power that is supplied by the compensator and has a value of 4.7 kVAr is significantly more than the load reactive power demand of 2.8 kVAr. This additional reactive power of 1.9 kVAr goes into the source.

This confirms that significant reactive current flows along the feeder in the traditional method. However, in the proposed method, UPF is achieved at the PCC by maintaining suitable voltage magnitude. Thus, the reactive power supplied by the compensator is the same as that of the load reactive power demand. Consequently, reactive power exchanged by the source at the PCC is zero. These waveforms are given in Fig. 11. Fig. 12(a) and (b) shows the source rms currents in phase for the traditional and proposed methods, respectively. The source current has

CONCLUSION

This paper proposes another calculation to create reference voltage for a dissemination static compensator (DSTATCOM) working in voltage-control mode. The proposed plan displays a few points of interest contrasted with customary voltage-controlled DSTATCOM where the reference voltage is subjectively taken as 1.0 p.u. The proposed plan guarantees that solidarity force variable (UPF) is accomplished at the heap terminal amid ostensible operation, which is unrealistic in the conventional strategy. Likewise, the compensator infuses lower streams and, subsequently, lessens misfortunes in the feeder and voltage-source inverter. Further, a sparing in the rating of DSTATCOM is accomplished which expands its ability to moderate voltage list. About UPF is kept up, while managing voltage at the heap terminal, amid burden change. The state-space model of DSTATCOM is joined with the miscreant prescient controller for quick load voltage regulation amid voltage aggravations. With these elements, this plan permits DSTATCOM to handle power-quality issues by giving force element amendment, consonant disposal, burden adjusting, and voltage regulation taking into account the heap prerequisite. Reproduction and exploratory results are introduced to exhibit the adequacy of the proposed calculation.




Fig. 11. Phase- source rms currents. (a) Traditional method. (b) Proposed method.

decreased from 11.35 to 10.5 A in the proposed method. Consequently, it reduces the ohmic losses in the feeder. Fig. 12(a) and (b) shows the compensator rms currents in phase for the traditional and proposed methods, respectively. The current has decreased from 8.4 to 5.2 A in the proposed method. Losses in the VSI represented by resistance and rating of VSI are defined as follows:

REFERENCES

[1] M. H. Bollen, *Understanding Power Quality Problems*, vol. 3. NewYork, NY, USA: IEEE Press, 2000.

[2] S. Ostroznik, P. Bajec, and P. Zajec, “A study of a hybrid filter,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 935–942, Mar. 2010.

[3] C. Kumar and M. Mishra, “A voltage-controlled DSTATCOM for powerquality improvement,” *IEEE Trans. Power Del.*, vol. 29, no. 3, pp. 1499– 1507, Jun. 2014.

[4] Q. Liu, L. Peng, Y. Kang, S. Tang, D. Wu, and Y. Qi, “A novel design and optimization method of an LCL filter for a shunt active power filter,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 4000–4010, Aug. 2014.




Fig12 (a) Source voltages. (b) Terminal voltages. (c) Voltage at the dc bus. (d) Compensator rms current in the proposed method.

- [5] T. Aziz, M. Hossain, T. Saha, and N. Mithulananthan, "VAR planning with tuning of STATCOM in a DG integrated industrial system," *IEEE Trans. Power Del.*, vol. 28, no. 2, pp. 875–885, Apr. 2013.
- [6] S. Karanki, N. Geddada, M. K. Mishra, and B. Kumar, "A DSTATCOM topology with reduced dc-link voltage rating for load compensation with nonstiff source," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1201–1211, Mar. 2012.
- [7] M. Aredes, J. Hafner, and K. Heumann, "Three-phase four-wire shunt active filter control strategies," *IEEE Trans. Power Electron.*, vol. 12, no. 2, pp. 311–318, Mar. 1997.
- [8] B. Singh, K. Al-Haddad, and A. Chandra, "A new control approach to three-phase active filter for harmonics and reactive power compensation," *IEEE Trans. Power Syst.*, vol. 13, no. 1, pp. 133–138, Feb. 1998.
- [9] S. Narula, B. Singh, and G. Bhuvaneswari, "Improved power-quality based welding power supply with overcurrent handling capability," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2850–2859, Apr. 2016.
- [10] H. Fujita and H. Akagi, "Voltage-regulation performance of a shunt active filter intended for installation on a power distribution system," *IEEE Trans. Power Electron.*, vol. 22, no. 3, pp. 1046–1053, May 2007.
- [11] R. Gupta, A. Ghosh, and A. Joshi, "Performance comparison of VSC based shunt and series compensators used for load voltage control in distribution systems," *IEEE Trans. Power Del.*, vol. 26, no. 1, pp. 268–278, Jan. 2011.
- [12] M. K. Mishra, A. Ghosh, and A. Joshi, "Operation of a DSTATCOM in voltage control mode," *IEEE Trans. Power Del.*, vol. 18, no. 1, pp. 258–264, Jan. 2003.
- [13] A. Jain, K. Joshi, A. Behal, and N. Mohan, "Voltage regulation with STATCOMs: modeling, control and results," *IEEE Trans. Power Del.*, vol. 21, no. 2, pp. 726–735, Apr. 2006.
- [14] B. Singh and G. Kasal, "Solid state voltage and frequency controller for a stand alone wind power generating system," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1170–1177, May 2008.
- [15] B. Singh, S. Murthy, and S. Gupta, "Analysis and design of statcom based voltage regulator for self-excited induction generators," *IEEE Trans. Energy Conver.*, vol. 19, no. 4, pp. 783–790, Dec. 2004.
- [16] L. Asiminoaei, R. Teodorescu, F. Blaabjerg, and U. Borup, "Implementation and test of an online embedded grid impedance estimation technique for PV inverters," *IEEE Trans. Ind. Electron.*, vol. 52, no. 4, pp. 1136–1144, Aug. 2005.
- [17] J. He and Y.W. Li, "Hybrid voltage and current control approach for DGgrid interfacing converters with LCL filters," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1797–1809, May 2013.
- [18] C. Kumar and M. Mishra, "A multifunctional DSTATCOM operating under stiff source," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3131–3136, Jul. 2014.
- [19] J. Vasquez, R. Mastromauro, J. Guerrero, and M. Liserre, "Voltage support provided by a droop-controlled multifunctional inverter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4510–4519, Nov. 2009.
- [20] *IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems*, IEEE Std 519-1992, Apr. 1993, pp. 1–112.
- [21] N. Mohan and T. Undeland, *Power Electronics: Converters, Applications, and Design*. New York, NY, USA: Wiley, 2007.
- [22] A. Ghosh and G. F. Ledwith, *Power Quality Enhancement Using Custom Power Devices*. Norwell, MA, USA: Kluwer, 2002.
- [23] V. Yaramasu, M. Rivera, M. Narimani, B. Wu, and J. Rodriguez, "Model predictive approach for a simple and effective load voltage control of fourleg inverter with an output LC filter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5259–5270, Oct. 2014.



Mr.N.Thirupataiah is currently working as an Assistant Professor in EEE department, SV College of Engineering, Tirupati. His areas of interest include Network Theory Electrical Machines and Power systems. He has 7 years of teaching experience.



Ms.S.Lakshmi Manasa is pursuing her Master of Technology in Power Systems, EEE Department, S V College of Engineering, Karakambadi Road, Tirupati, Andhra Pradesh, India.



Dr. Shaik Rafi Kiran ,a PhD from Jawaharlal Nehru Technological University Anantapur, Ananthapuramu, A.P, India. He has 17 years of teaching experience. At Present Dr. Shaik Rafi Kiran serving as a Professor and Head of the department of Electrical and Electronics Engineering in Sri Venkateswara college of Engineering (SVCE),Tirupathi, Andhra Pradesh. He is a Life Member of ISTE. He has presented 25 research papers in reputed International Journals and Conferences .His research areas includes System Identification, Control Systems, Optimization Techniques and Power Systems. At present he is guiding two PhD scholars.